| 000 -LEADER |
|---|
| fixed length control field |
03644nam a22003975i 4500 |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
OSt |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20140310143333.0 |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION |
|---|
| fixed length control field |
cr nn 008mamaa |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
110609s2011 xxu| s |||| 0|eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9781441997395 |
|
978-1-4419-9739-5 |
| 082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER |
|---|
| Classification number |
621.3815 |
| Edition number |
23 |
| 264 #1 - |
|---|
| -- |
Boston, MA : |
| -- |
Springer US : |
| -- |
Imprint: Springer, |
| -- |
2011. |
| 912 ## - |
|---|
| -- |
ZDB-2-ENG |
| 100 1# - MAIN ENTRY--PERSONAL NAME |
|---|
| Personal name |
Vajda, András. |
| Relator term |
author. |
| 245 10 - IMMEDIATE SOURCE OF ACQUISITION NOTE |
|---|
| Title |
Programming Many-Core Chips |
| Medium |
[electronic resource] / |
| Statement of responsibility, etc |
by András Vajda. |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
XII, 228p. 77 illus. |
| Other physical details |
online resource. |
| 505 0# - FORMATTED CONTENTS NOTE |
|---|
| Formatted contents note |
Introduction -- Multi-core and Many-core Processor Architectures -- State of the Art Multi-core Operating Systems -- The Fundamental Laws of Parallelism -- Fundamentals of Parallel Programming -- Debugging and Performance Analysis of Many-core Programs -- Many-core Virtualization and Operating Systems -- Introduction to Programming Models -- Practical Many-core Programming -- Looking Ahead -- Index. |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc |
Based on current technology trends, in the near future programmers will have to program chips with hundreds or even thousands of processor cores (called many-core chips). Given the scale of parallelism inherent to these chips, software designers face new challenges in terms of operating systems, middleware and applications. This book will serve as an invaluable, single-source reference to the state-of-the-art in the research and practical programming of many-core chips. It presents new concepts, techniques and programming models for dealing with the challenges posed by many-core chips. Coverage includes many-core hardware architectures, present and future operating systems design, middleware design, and the most promising programming models. Provides overview of various, existing homogeneous/heterogeneous processor architectures and explains why current programming models won’t scale when these architectures are scaled to meet the needs of hundreds and thousands of processor cores; Analyzes emerging hardware architectures and their benefits in dealing with scalability issues; Explains challenges and limitations faced by current operating systems and introduces novel solutions, e.g., to resource management and scheduling, illustrated through leading- edge, new operating systems designs; Explains basic concepts of parallel programming and the laws governing the scalability of applications; Explains and compares key concepts in the design of software for massively parallel systems, such as shared memory vs. message passing approaches, data vs. computation movement, as well as several emerging techniques; Explores the most promising programming models for many-core processors, focusing on scalability, such as the task-based model and the actor model; Surveys and compares the currently available programming frameworks, such as OpenMP, Threading Building Blocks and the Erlang language such as many other libraries and programming languages. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
Engineering. |
|
|---|
| Topical term or geographic name as entry element |
Computer aided design. |
|
|---|
| Topical term or geographic name as entry element |
Systems engineering. |
|
|---|
| Topical term or geographic name as entry element |
Engineering. |
|
|---|
| Topical term or geographic name as entry element |
Circuits and Systems. |
|
|---|
| Topical term or geographic name as entry element |
Computer-Aided Engineering (CAD, CAE) and Design. |
| 710 2# - ADDED ENTRY--CORPORATE NAME |
|---|
| Corporate name or jurisdiction name as entry element |
SpringerLink (Online service) |
| 773 0# - HOST ITEM ENTRY |
|---|
| Title |
Springer eBooks |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Display text |
Printed edition: |
| International Standard Book Number |
9781441997388 |
| 856 40 - ELECTRONIC LOCATION AND ACCESS |
|---|
| Uniform Resource Identifier |
http://dx.doi.org/10.1007/978-1-4419-9739-5 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
|
| Item type |
E-Book |
