| 000 -LEADER |
|---|
| fixed length control field |
04657nam a22004215i 4500 |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
OSt |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20140310143359.0 |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION |
|---|
| fixed length control field |
cr nn 008mamaa |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
111104s2012 ne | s |||| 0|eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9789400711259 |
|
978-94-007-1125-9 |
| 082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER |
|---|
| Classification number |
621.3815 |
| Edition number |
23 |
| 264 #1 - |
|---|
| -- |
Dordrecht : |
| -- |
Springer Netherlands, |
| -- |
2012. |
| 912 ## - |
|---|
| -- |
ZDB-2-ENG |
| 100 1# - MAIN ENTRY--PERSONAL NAME |
|---|
| Personal name |
Nicolescu, Gabriela. |
| Relator term |
editor. |
| 245 10 - IMMEDIATE SOURCE OF ACQUISITION NOTE |
|---|
| Title |
Design Technology for Heterogeneous Embedded Systems |
| Medium |
[electronic resource] / |
| Statement of responsibility, etc |
edited by Gabriela Nicolescu, Ian O'Connor, Christian Piguet. |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
XII, 480 p. |
| Other physical details |
online resource. |
| 505 0# - FORMATTED CONTENTS NOTE |
|---|
| Formatted contents note |
Part I: Methods, Models and Tools -- 1. Extending UML for Electronic System Design: A Code Generation Perspective -- 2. Executable Specifications for Heterogeneous Embedded Systems: An Answer to the Design of Complex Systems -- 3. Towards Autonomous Scalable Integrated Systems -- 4. On Software Simulation for MPSoC: A Modeling Approach for Functional Validation and Performance Estimation -- 5. Models for Co-design of Heterogeneous Dynamically Reconfigurable SoC's -- 6. Wireless Design Platform Combining Simulation and Testbed Environments -- 7. Property-based Dynamic Verification and Test -- 8. Trends in Design Methods for Complex Heterogeneous Systems -- 9. MPAssign: A Framework for Solving the Many-core Platform Mapping Problem -- 10. Functional Virtual Prototyping for Heterogeneous Systems -- 11. Multi-physics Optimization through Abstraction and Refinement: Application to an Active Pixel Sensor -- Part II: Design Contexts.- 12. Beyond Conventional CMOS Technology: Challenges for New Design Concepts -- 13. Through Silicon via Based Gris for Thermal Control in 3D Chips -- 14. 3D Architectures: From 3D Integration Technologies to Complex MPSoC Architectures -- 15. Emerging Memory Concepts: Materials, Modeling and Design -- 16. Embedded Medical Microsystems: Neural Recording Implants -- 17. Design Methods for Energy Harvesting: The Design of and Energy- and Data-driven Platform -- 18. Power Models and Strategies for Multiprocessor Platforms -- 19. Dynamically Reconfigurable Architectures for Software Defined Radio in Professional Embedded Systems -- 20. Methods for the Design of Ultra-lowpower Wireless Sensor Network Nodes. . |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc |
Designing technology to address the problem of heterogeneous embedded systems, while remaining compatible with standard “More Moore” flows, i.e. capable of handling simultaneously both silicon complexity and system complexity, represents one of the most important challenges facing the semiconductor industry today. While the micro-electronics industry has built its own specific design methods to focus mainly on the management of complexity through the establishment of abstraction levels, the emergence of device heterogeneity requires new approaches enabling the satisfactory design of physically heterogeneous embedded systems for the widespread deployment of such systems. This book, compiled largely from a set of contributions from participants of past editions of the Winter School on Heterogeneous Embedded Systems Design Technology (FETCH), proposes a broad and holistic overview of design techniques used to tackle the various facets of heterogeneity in terms of technology and opportunities at the physical level, signal representations and different abstraction levels, architectures and components based on hardware and software, in all the main phases of design (modeling, validation with multiple models of computation, synthesis and optimization). It concentrates on the specific issues at the interfaces, and is divided into two main parts. The first part examines mainly theoretical issues and focuses on the modeling, validation and design techniques themselves. The second part illustrates the use of these methods in various design contexts at the forefront of new technology and architectural developments. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
Engineering. |
|
|---|
| Topical term or geographic name as entry element |
Computer science. |
|
|---|
| Topical term or geographic name as entry element |
Systems engineering. |
|
|---|
| Topical term or geographic name as entry element |
Engineering. |
|
|---|
| Topical term or geographic name as entry element |
Circuits and Systems. |
|
|---|
| Topical term or geographic name as entry element |
Processor Architectures. |
| 700 1# - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
O'Connor, Ian. |
| Relator term |
editor. |
|
|---|
| Personal name |
Piguet, Christian. |
| Relator term |
editor. |
| 710 2# - ADDED ENTRY--CORPORATE NAME |
|---|
| Corporate name or jurisdiction name as entry element |
SpringerLink (Online service) |
| 773 0# - HOST ITEM ENTRY |
|---|
| Title |
Springer eBooks |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Display text |
Printed edition: |
| International Standard Book Number |
9789400711242 |
| 856 40 - ELECTRONIC LOCATION AND ACCESS |
|---|
| Uniform Resource Identifier |
http://dx.doi.org/10.1007/978-94-007-1125-9 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
|
| Item type |
E-Book |
