| 000 -LEADER |
|---|
| fixed length control field |
05375nam a22005535i 4500 |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
OSt |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20140310143359.0 |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION |
|---|
| fixed length control field |
cr nn 008mamaa |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
110907s2011 ne | s |||| 0|eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9789400714885 |
|
978-94-007-1488-5 |
| 082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER |
|---|
| Classification number |
621.3815 |
| Edition number |
23 |
| 264 #1 - |
|---|
| -- |
Dordrecht : |
| -- |
Springer Netherlands, |
| -- |
2011. |
| 912 ## - |
|---|
| -- |
ZDB-2-ENG |
| 100 1# - MAIN ENTRY--PERSONAL NAME |
|---|
| Personal name |
Voros, Nikolaos. |
| Relator term |
editor. |
| 245 10 - IMMEDIATE SOURCE OF ACQUISITION NOTE |
|---|
| Title |
VLSI 2010 Annual Symposium |
| Medium |
[electronic resource] : |
| Remainder of title |
Selected papers / |
| Statement of responsibility, etc |
edited by Nikolaos Voros, Amar Mukherjee, Nicolas Sklavos, Konstantinos Masselos, Michael Huebner. |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
X, 346 p. |
| Other physical details |
online resource. |
| 440 1# - SERIES STATEMENT/ADDED ENTRY--TITLE |
|---|
| Title |
Lecture Notes in Electrical Engineering, |
| International Standard Serial Number |
1876-1100 ; |
| Volume number/sequential designation |
105 |
| 505 0# - FORMATTED CONTENTS NOTE |
|---|
| Formatted contents note |
1. Intelligent NOC Hotspot Prediction -- 2. Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model -- 3. Trust Management Through Hardware Means: Design Concerns and Optimizations -- 4. MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures -- 5. 2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures -- 6. Adaptive Task Migration Policies for Thermal Control in MPSoCs -- 7. A High Level Synthesis Exploration Framework with Iterative Design Space Partitioning -- 8. A Scalable Bandwidth Aware Architecture for Connected Component Labelling -- 9. The SATURN Approach to SysML-based HW/SW Codesign -- 10. Mapping Embedded Applications on MPSoC - The MNEMEE approach -- 11. The MOSART Mapping Optimisation for Scalable Multi-core ARchiTecture -- 12. XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation -- 13. Self-Freeze Linear Decompressors: Test Pattern Generators for Low Power Scan Testing -- 14. SUT-RNS Forward and Reverse Converters -- 15. Off-Chip SDRAM Access Through Spidergon STNoC -- 16. Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore -- 17. FPGA Startup through Sequential Partial and Dynamic Reconfiguration -- 18. Two Dimensional Dynamic Multigrained Reconfigurable Hardware -- 19. System Level Design for Embedded Reconfigurable Systems using MORPHEUS Platform -- 20. New Dimensions in Design Space and Runtime Adaptivity for Multiprocessor Systems through Dynamic and Partial Reconfiguration: The RAMPSoC Approach. |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc |
This book intends to serve as a basis for presenting to young and experienced scientists the latest advances in VLSI technology and related areas, and how they can be effectively employed for the design of modern systems. All contributions to the book have been carefully written, focusing on the pedagogical aspect so as to become a relevant teaching material. Therefore, this book addresses in particular students, postgraduate programmers/engineers or anyone interested in learning about the state-of-the-art technology in: Architecture - Level Design Solutions Embedded System Design Emerging Devices and Nanocomputing Reconfigurable Systems The book attempts to encompass both theory and technology, and both theoretical and practical design aspects. The authors present the latest research results, ideas, developments, and applications in the above areas that directly influence and become influenced by VLSI circuits, systems and design methods to system level design and Systems-on-Chip. The book includes twenty chapters, divided in four parts. Part I, presents Architecture - Level Design Solutions and especially network-on-chip technologies, cryptographic hardware engineering, multi-core architectures and architectures beyond CMOS; Part II, entitled Embedded System Design, presents novel approaches for designing the next generation of embedded systems focusing on MPSoC and multi-core technologies; Part III is devoted to Emerging Devices and Nanocomputing and presents techniques for efficiently designing and simulating memory systems and converters with low power testing techniques, while it also provides the latest technology on digital microfluidic biochips; Finally, Part IV presents state-of-the-art technologies for Reconfigurable Systems based on FPGA technology and multi-grained reconfigurable hardware. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
Engineering. |
|
|---|
| Topical term or geographic name as entry element |
Computer science. |
|
|---|
| Topical term or geographic name as entry element |
Operating systems (Computers). |
|
|---|
| Topical term or geographic name as entry element |
Computer network architectures. |
|
|---|
| Topical term or geographic name as entry element |
Bioinformatics. |
|
|---|
| Topical term or geographic name as entry element |
Electronics. |
|
|---|
| Topical term or geographic name as entry element |
Systems engineering. |
|
|---|
| Topical term or geographic name as entry element |
Engineering. |
|
|---|
| Topical term or geographic name as entry element |
Circuits and Systems. |
|
|---|
| Topical term or geographic name as entry element |
Computer Systems Organization and Communication Networks. |
|
|---|
| Topical term or geographic name as entry element |
Register-Transfer-Level Implementation. |
|
|---|
| Topical term or geographic name as entry element |
Performance and Reliability. |
|
|---|
| Topical term or geographic name as entry element |
Computational Biology/Bioinformatics. |
|
|---|
| Topical term or geographic name as entry element |
Electronics and Microelectronics, Instrumentation. |
| 700 1# - ADDED ENTRY--PERSONAL NAME |
|---|
| Personal name |
Mukherjee, Amar. |
| Relator term |
editor. |
|
|---|
| Personal name |
Sklavos, Nicolas. |
| Relator term |
editor. |
|
|---|
| Personal name |
Masselos, Konstantinos. |
| Relator term |
editor. |
|
|---|
| Personal name |
Huebner, Michael. |
| Relator term |
editor. |
| 710 2# - ADDED ENTRY--CORPORATE NAME |
|---|
| Corporate name or jurisdiction name as entry element |
SpringerLink (Online service) |
| 773 0# - HOST ITEM ENTRY |
|---|
| Title |
Springer eBooks |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Display text |
Printed edition: |
| International Standard Book Number |
9789400714878 |
| 856 40 - ELECTRONIC LOCATION AND ACCESS |
|---|
| Uniform Resource Identifier |
http://dx.doi.org/10.1007/978-94-007-1488-5 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
|
| Item type |
E-Book |
