//]]>
Normal View MARC View ISBD View

Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems

by Lokuciejewski, Paul.
Authors: Marwedel, Peter.%author. | SpringerLink (Online service) Series: Embedded Systems, 2193-0155 Physical details: XVIII, 262 p. online resource. ISBN: 9048199298 Subject(s): Engineering. | Computer science. | Software engineering. | Systems engineering. | Engineering. | Circuits and Systems. | Programming Languages, Compilers, Interpreters. | Processor Architectures. | Software Engineering/Programming and Operating Systems.
Tags from this library:
No tags from this library for this title.
Item type Location Call Number Status Date Due
E-Book E-Book AUM Main Library 621.3815 (Browse Shelf) Not for loan

1. Introduction -- 2. WCET Analysis Techniques -- 3. WCC - WCET-Aware C Compiler -- 4. WCET-Aware Source Code Level Optimizations -- 5. WCET-Aware Assembly Level Optimizations -- 6. Machine Learning Techniques in Compiler Design -- 7. Multi-Objective Optimizations -- 8. Summary and Future Work -- A. Abstract Interpretation -- B. Transformation of Conditions -- References. List of Figures. List of Tables. Index.

For real-time systems, the worst-case execution time (WCET) is the key objective to be considered. Traditionally, code for real-time systems is generated without taking this objective into account and the WCET is computed only after code generation. Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems presents the first comprehensive approach integrating WCET considerations into the code generation process. Based on the proposed reconciliation between a compiler and a timing analyzer, a wide range of novel optimization techniques is provided. Among others, the techniques cover source code and assembly level optimizations, exploit machine learning techniques and address the design of modern systems that have to meet multiple objectives. Using these optimizations, the WCET of real-time applications can be reduced by about 30% to 45% on the average. This opens opportunities for decreasing clock speeds, costs and energy consumption of embedded processors. The proposed techniques can be used for all types real-time systems, including automotive and avionics IT systems.

There are no comments for this item.

Log in to your account to post a comment.

Languages: 
English |
العربية