//]]>
Normal View MARC View ISBD View

Harnessing VLSI System Design with EDA Tools

by Kamat, Rajanish K.
Authors: Shinde, Santosh A.%author. | Gaikwad, Pawan K.%author. | Guhilot, Hansraj.%author. | SpringerLink (Online service) Physical details: XXVIII, 156 p. online resource. ISBN: 9400718640 Subject(s): Engineering. | Software engineering. | Systems engineering. | Engineering. | Circuits and Systems. | Special Purpose and Application-Based Systems.
Tags from this library:
No tags from this library for this title.
Item type Location Call Number Status Date Due
E-Book E-Book AUM Main Library 621.3815 (Browse Shelf) Not for loan

Introduction -- Development of FPGA Based Network on Chip for Circumventing Spam -- Analog Front End and FPGA Based Soft IP Core for ECG Logger -- FPGA Based Multifunction Interface for Embedded Applications -- FPGA Based High Resolution Time to Digital Converter.

This book explores various dimensions of EDA technologies for achieving different goals in VLSI system design. Although the scope of EDA is very broad and comprises diversified hardware and software tools to accomplish different phases of VLSI system design, such as design, layout, simulation, testability, prototyping and implementation, this book focuses only on demystifying the code, a.k.a. firmware development and its implementation with FPGAs. Since there are a variety of languages for system design, this book covers various issues related to VHDL, Verilog and System C synergized with EDA tools, using a variety of case studies such as testability, verification and power consumption. * Covers aspects of VHDL, Verilog and Handel C in one text; * Enables designers to judge the appropriateness of each EDA tool for relevant applications; * Omits discussion of design platforms and focuses on design case studies; * Uses design case studies from diversified application domains such as network on chip, hospital on chip, analog to digital conversion and embedded system design; * Facilitates with code and tool flows the design cycle for systems on chip with increasing complexity; * Demonstrates standard development cycles, making use of latest concepts such as ‘Soft IP Cores’, ‘Hardware Software Codesign’ etc.

There are no comments for this item.

Log in to your account to post a comment.

Languages: 
English |
العربية