//]]>
Normal View MARC View ISBD View

Transient and Permanent Error Control for Networks-on-Chip

by Yu, Qiaoyan.
Authors: Ampadu, Paul.%author. | SpringerLink (Online service) Physical details: XII, 160 p. online resource. ISBN: 1461409624 Subject(s): Engineering. | Electronics. | Systems engineering. | Engineering. | Circuits and Systems. | Electronics and Microelectronics, Instrumentation. | Nanotechnology and Microengineering.
Tags from this library:
No tags from this library for this title.
Item type Location Call Number Status Date Due
E-Book E-Book AUM Main Library 621.3815 (Browse Shelf) Not for loan

Introduction -- Existing Transient and Permanent Error Management in NoCs -- Adaptive Error Control Coding at Datalink Layer -- Transient and Permanent Link Errors Co-Management -- Dual-Layer Cooperative Error Control for Transient Error -- A Flexible Parallel Simulator for Networks-on-Chip with Error Control -- Conclusions and Future Directions. .

This book addresses reliability and energy efficiency of on-chip networks using a configurable error control coding (ECC) scheme for datalink-layer transient error management. The method can adjust both error detection and correction strengths at runtime by varying the number of redundant wires for parity-check bits. Methods are also presented to tackle joint transient and permanent error correction, exploiting the redundant resources already available on-chip. A parallel and flexible network simulator is also introduced, which facilitates examining the impact of various error control methods on network-on-chip performance. Includes a complete survey of error control methods for reliable networks-on-chip, evaluated for reliability, energy and performance metrics; Provides analysis of error control in various network-on-chip layers, as well as presentation of an innovative multi-layer error control coding technique; Presents state-of-the-art solutions to address simultaneously reliability, energy and performance; Describes configurable error management solutions and their hardware implementation details for variable noise conditions; Provides details of a flexible and parallel NoC simulator and corresponding simulation setup to achieve the reported results.    

There are no comments for this item.

Log in to your account to post a comment.

Languages: 
English |
العربية